Port modes (in, out, inout, buffer) in VHDL - Step-by-Step Execution

Concept Flow - Port modes (in, out, inout, buffer)

Declare port with mode

↓

Signal direction set

↓

Inside entity: port used

↓

In mode: input only

↓

Out mode: output only

↓

Inout mode: bidirectional

↓

Buffer mode: output with readback

↓

Simulation and synthesis behavior

This flow shows how VHDL port modes define signal direction and usage inside an entity.

Execution Sample

VHDL

entity Example is
  port(
    A : in std_logic;
    B : out std_logic;
    C : inout std_logic;
    D : buffer std_logic
  );
end Example;

Defines a VHDL entity with ports using all four modes: in, out, inout, and buffer.

Execution Table

Step	Port	Mode	Direction	Allowed Inside Entity	Allowed Outside Entity
1	A	in	Input	Read only	Driven by external source
2	B	out	Output	Driven inside entity	Read only outside (cannot read inside)
3	C	inout	Bidirectional	Read and driven inside entity	Driven and read outside
4	D	buffer	Output with readback	Driven and read inside entity	Read only outside
5	End	-	-	-	-

💡 All ports processed with their modes and directions defined.

Variable Tracker

Port	Mode	Inside Entity Access	Outside Entity Access
A	in	Read only	Driven by external source
B	out	Driven only	Read only
C	inout	Read and driven	Read and driven
D	buffer	Read and driven	Read only

Key Moments - 3 Insights

Why can't we assign a value to an 'in' port inside the entity?

Because 'in' ports are inputs; they only receive values from outside. The execution_table row 1 shows 'Read only' inside entity for 'in' mode.

What is the difference between 'out' and 'buffer' ports inside the entity?

'out' ports can only be driven inside but not read, while 'buffer' ports can be both driven and read inside. See execution_table rows 2 and 4.

How does 'inout' mode behave differently from 'in' and 'out'?

'inout' ports allow both reading and driving inside and outside the entity, making them bidirectional. Refer to execution_table row 3.

Visual Quiz - 3 Questions

Look at the execution_table, what is the allowed access inside the entity for port B?

A Read only

B Driven only

C Read and driven

D No access

💡 Hint

Check execution_table row 2 under 'Allowed Inside Entity'

At which step does the port allow bidirectional communication?

A Step 3

B Step 1

C Step 2

D Step 4

💡 Hint

Look for 'Bidirectional' in the 'Direction' column in execution_table

If port D was changed from 'buffer' to 'out', what would change inside the entity?

A It would be readable inside entity

B It would become input only

C It would no longer be readable inside entity

D No change

💡 Hint

Compare execution_table rows 2 and 4 for 'Allowed Inside Entity' access

Concept Snapshot

VHDL port modes:
- in: input only, read inside entity
- out: output only, driven inside, not readable inside
- inout: bidirectional, read and driven inside/outside
- buffer: output with readback inside entity
Use modes to control signal direction and access.

Full Transcript

In VHDL, ports define how signals connect to an entity. The port mode sets the direction and access rules. 'in' ports are inputs, read-only inside the entity. 'out' ports are outputs, driven inside but not readable inside. 'inout' ports allow both reading and driving inside and outside, making them bidirectional. 'buffer' ports are outputs that can also be read inside the entity. This helps control signal flow and prevents errors. The execution table shows each port mode's direction and allowed access inside and outside the entity.