Aggregate assignment in VHDL - Mini Project: Build & Apply

Aggregate Assignment in VHDL

📖 Scenario: You are designing a simple digital circuit that controls a 4-bit output signal. You want to assign specific values to each bit using an aggregate assignment.

🎯 Goal: Learn how to use aggregate assignment in VHDL to set values of individual bits in a std_logic_vector signal.

📋 What You'll Learn

Create a 4-bit std_logic_vector signal named output_signal

Create a constant aggregate named bit_values with specific bit assignments

Assign the aggregate bit_values to output_signal

Print the value of output_signal using a report statement

💡 Why This Matters

🌍 Real World

Aggregate assignment is useful in hardware design to set multiple bits or fields clearly and concisely, such as setting control registers or output ports.

💼 Career

Understanding aggregate assignment helps in writing clear and maintainable VHDL code, a key skill for FPGA and ASIC design engineers.

1

DATA SETUP: Declare a 4-bit std_logic_vector signal

Declare a signal called output_signal of type std_logic_vector(3 downto 0) inside the architecture.

VHDL

library ieee;
use ieee.std_logic_1164.all;

entity AggregateExample is
end AggregateExample;

architecture Behavioral of AggregateExample is
    -- Declare the 4-bit signal output_signal here
    -- Your code here
begin

end Behavioral;

Hint

Remember to declare the signal inside the architecture but before the begin keyword.

2

CONFIGURATION: Create an aggregate constant with bit values

Create a constant called bit_values of type std_logic_vector(3 downto 0) using aggregate assignment with these exact values: bit 3 = '1', bit 2 = '0', bit 1 = '1', bit 0 = '0'.

VHDL

library ieee;
use ieee.std_logic_1164.all;

entity AggregateExample is
end AggregateExample;

architecture Behavioral of AggregateExample is
    signal output_signal : std_logic_vector(3 downto 0);
    -- Create constant bit_values with aggregate assignment here
    -- Your code here
begin

end Behavioral;

Hint

Use the aggregate syntax with parentheses and the => symbol to assign each bit.

3

CORE LOGIC: Assign the aggregate constant to the signal

Assign the constant bit_values to the signal output_signal inside the architecture body.

VHDL

library ieee;
use ieee.std_logic_1164.all;

entity AggregateExample is
end AggregateExample;

architecture Behavioral of AggregateExample is
    signal output_signal : std_logic_vector(3 downto 0);
    constant bit_values : std_logic_vector(3 downto 0) := (3 => '1', 2 => '0', 1 => '1', 0 => '0');
begin
    -- Assign bit_values to output_signal here
    -- Your code here
end Behavioral;

Hint

Use the signal assignment operator <= to assign the constant to the signal.

4

OUTPUT: Display the value of output_signal using a report statement

Add a process that reports the value of output_signal as a string using report inside the architecture body.

VHDL

library ieee;
use ieee.std_logic_1164.all;

entity AggregateExample is
end AggregateExample;

architecture Behavioral of AggregateExample is
    signal output_signal : std_logic_vector(3 downto 0);
    constant bit_values : std_logic_vector(3 downto 0) := (3 => '1', 2 => '0', 1 => '1', 0 => '0');
begin
    output_signal <= bit_values;
    -- Add a process to report output_signal value here
    -- Your code here
end Behavioral;

Hint

Use a process with a wait statement and a report statement concatenating the string and the signal.

Practice

1. What does an aggregate assignment in VHDL do?

easy

A. Declares a new signal or variable

B. Defines a new data type

C. Starts a process block

D. Assigns values to multiple parts of a signal or variable at once

Solution

1. Step 1: Understand aggregate assignment purpose

   Aggregate assignment allows setting several parts of a signal or variable together in one statement.

2. Step 2: Compare with other options

   Declaring signals, starting processes, or defining types are different VHDL tasks unrelated to aggregate assignment.

3. Final Answer:

   Assigns values to multiple parts of a signal or variable at once -> Option D

4. Quick Check:

   Aggregate assignment = multiple parts set together [OK]

Hint: Aggregate means setting many parts at once [OK]

Common Mistakes:

• Confusing aggregate assignment with signal declaration
• Thinking it starts a process block
• Mixing it up with type definition

2. Which of the following is the correct syntax for a named aggregate assignment in VHDL for a record r with fields a and b?

easy

A. r <= (a => '1', b => '0');

B. r <= ('1', '0');

C. r <= a = '1', b = '0';

D. r = (a: '1', b: '0');

Solution

1. Step 1: Identify named aggregate syntax

   Named aggregates use the format (field => value), separated by commas, inside parentheses.

2. Step 2: Check each option

   r <= (a => '1', b => '0'); matches named aggregate syntax. r <= ('1', '0'); is positional aggregate. Options A and C use incorrect symbols (= or :) and lack parentheses.

3. Final Answer:

   r <= (a => '1', b => '0'); -> Option A

4. Quick Check:

   Named aggregate uses => inside parentheses [OK]

Hint: Named aggregate uses => between field and value [OK]

Common Mistakes:

• Using = instead of => in named aggregates
• Omitting parentheses around aggregate
• Confusing positional and named aggregate syntax

3. Given the VHDL record type and signal:

type MyRec is record
  x : std_logic;
  y : std_logic_vector(1 downto 0);
end record;
signal r : MyRec;

What is the value of r after this assignment?

r <= (x => '1', y => "10");

medium

A. r.x = '1', r.y = "01"

B. r.x = '0', r.y = "10"

C. r.x = '1', r.y = "10"

D. r.x = '0', r.y = "00"

Solution

1. Step 1: Analyze the aggregate assignment

   The assignment sets r.x to '1' and r.y to "10" explicitly using named association.

2. Step 2: Confirm values after assignment

   Since both fields are assigned, r.x is '1' and r.y is "10" exactly as given.

3. Final Answer:

   r.x = '1', r.y = "10" -> Option C

4. Quick Check:

   Named aggregate sets fields exactly [OK]

Hint: Named aggregate sets exact field values [OK]

Common Mistakes:

• Mixing up bit order in std_logic_vector
• Assuming default values instead of assigned ones
• Confusing positional and named aggregate results

4. Identify the error in this VHDL aggregate assignment:

type T is record
  a : std_logic;
  b : std_logic_vector(1 downto 0);
end record;
signal s : T;
signal s : T;
s <= (a => '1', b => "10");

medium

A. Incorrect aggregate syntax using =>

B. Duplicate signal declaration for s

C. Missing semicolon after record type

D. Wrong vector size for b

Solution

1. Step 1: Check signal declarations

   The signal s is declared twice, which is not allowed in VHDL.

2. Step 2: Verify other syntax

   The aggregate syntax and vector size are correct, and semicolons are properly placed.

3. Final Answer:

   Duplicate signal declaration for s -> Option B

4. Quick Check:

   Two signals with same name cause error [OK]

Hint: Check for repeated signal names [OK]

Common Mistakes:

• Ignoring duplicate declarations
• Assuming => is invalid in aggregates
• Miscounting vector size

5. You have a nested record type:

type InnerRec is record
  p : std_logic;
  q : std_logic_vector(1 downto 0);
end record;
type OuterRec is record
  a : std_logic;
  b : InnerRec;
end record;
signal r : OuterRec;

Which aggregate assignment correctly sets r.a to '0', r.b.p to '1', and r.b.q to "11"?

hard

A. r <= (a => '0', b => (p => '1', q => "11"));

B. r <= (a => '0', b => p => '1', q => "11");

C. r <= (a => '0', b.p => '1', b.q => "11");

D. r <= (a => '0', b => ("11", '1'));

Solution

1. Step 1: Understand nested aggregate syntax

   For nested records, inner fields are assigned using nested aggregates inside the outer aggregate.

2. Step 2: Check each option's correctness

   r <= (a => '0', b => (p => '1', q => "11")); correctly nests the inner record assignment. r <= (a => '0', b => p => '1', q => "11"); lacks parentheses for inner aggregate. r <= (a => '0', b.p => '1', b.q => "11"); uses invalid dot notation in aggregate. r <= (a => '0', b => ("11", '1')); uses positional aggregate with incorrect element order, resulting in type mismatch.

3. Final Answer:

   r <= (a => '0', b => (p => '1', q => "11")); -> Option A

4. Quick Check:

   Nested aggregates use parentheses inside outer aggregate [OK]

Hint: Use nested parentheses for nested record fields [OK]

Common Mistakes:

• Missing parentheses for inner record aggregate
• Using dot notation inside aggregate
• Confusing positional and named aggregates in nested records