Reduction operators in Verilog - Step-by-Step Execution

Concept Flow - Reduction operators

Start with vector input

↓

Apply reduction operator

↓

Combine all bits using AND, OR, XOR, etc.

↓

Produce single bit output

↓

End

Reduction operators take all bits of a vector and combine them into one bit using AND, OR, XOR, or similar.

Execution Sample

Verilog

wire [3:0] a = 4'b1011;
wire and_result = &a;
wire or_result = |a;
wire xor_result = ^a;

This code applies reduction AND, OR, and XOR on a 4-bit vector 'a' to produce single-bit results.

Execution Table

Step	Input Vector 'a'	Operator	Operation	Result
1	1011	&	1 & 0 & 1 & 1	0
2	1011	|	1 | 0 | 1 | 1	1
3	1011	^	1 ^ 0 ^ 1 ^ 1	1
4	-	-	-	End of reduction operations

💡 All bits combined by each operator to produce single bit output.

Variable Tracker

Variable	Start	After Step 1	After Step 2	After Step 3	Final
a	1011	1011	1011	1011	1011
and_result	undefined	0	0	0	0
or_result	undefined	undefined	1	1	1
xor_result	undefined	undefined	undefined	1	1

Key Moments - 2 Insights

Why does the reduction AND of 1011 result in 0?

Because reduction AND requires all bits to be 1. Here, the second bit is 0, so the result is 0 (see execution_table step 1).

How does reduction XOR combine bits?

Reduction XOR applies XOR across all bits from left to right. For 1011, it computes 1 ^ 0 = 1, then 1 ^ 1 = 0, then 0 ^ 1 = 1 (see execution_table step 3).

Visual Quiz - 3 Questions

Look at the execution table, what is the result of the reduction OR on vector 'a'?

A Undefined

B 0

C 1

D 1011

💡 Hint

Check execution_table row 2 under 'Result' column.

At which step does the reduction AND operator produce its result?

A Step 1

B Step 3

C Step 2

D Step 4

💡 Hint

Look at execution_table rows and find where '&' operator is applied.

If the input vector 'a' was 1111, what would be the reduction AND result?

A 0

B 1

C Undefined

D 1111

💡 Hint

Recall reduction AND returns 1 only if all bits are 1.

Concept Snapshot

Reduction operators combine all bits of a vector into one bit.
Common operators: & (AND), | (OR), ^ (XOR).
Syntax example: &a applies AND to all bits of 'a'.
Result is a single bit: 1 or 0.
Useful for checking if all or any bits are set.

Full Transcript

Reduction operators in Verilog take a vector input and combine all its bits into a single bit output using logical operations like AND, OR, and XOR. For example, given a 4-bit vector 'a' with value 1011, applying the reduction AND operator '&a' results in 0 because not all bits are 1. The reduction OR operator '|a' results in 1 because at least one bit is 1. The reduction XOR operator '^a' computes the XOR of all bits, resulting in 1. These operators are useful to quickly check conditions across all bits of a vector. The execution table shows step-by-step how each operator processes the bits and produces the final single bit output.

Practice

1. What does the Verilog reduction operator & do when applied to a multi-bit signal?

easy

A. It XORs all bits together to produce a single bit result.

B. It ORs all bits together to produce a single bit result.

C. It ANDs all bits together to produce a single bit result.

D. It inverts all bits of the signal.

Solution

1. Step 1: Understand the & reduction operator

   The & operator in Verilog combines all bits of a signal by ANDing them together.

2. Step 2: Result of & operator

   If all bits are 1, the result is 1; otherwise, it is 0.

3. Final Answer:

   It ANDs all bits together to produce a single bit result. -> Option C

4. Quick Check:

   Reduction AND = AND all bits [OK]

Hint: AND reduction means all bits must be 1 for output 1 [OK]

Common Mistakes:

• Confusing & with | or ^ operators
• Thinking it inverts bits instead of combining
• Assuming it returns multi-bit result

2. Which of the following is the correct syntax to apply a reduction OR operator on a 4-bit signal data[3:0] in Verilog?

easy

A. result = &data;

B. result = |data;

C. result = data|4;

D. result = data|;

Solution

1. Step 1: Identify reduction OR syntax

   The reduction OR operator uses the pipe symbol before the signal: |signal.

2. Step 2: Check each option

   result = |data; correctly places | before data. Others have syntax errors or wrong operators.

3. Final Answer:

   result = |data; -> Option B

4. Quick Check:

   Reduction OR syntax = |signal [OK]

Hint: Put | before signal name for reduction OR [OK]

Common Mistakes:

• Placing | after the signal
• Adding extra numbers or symbols
• Using & instead of |

3. Given wire [3:0] a = 4'b1011; and wire result = ^a;, what is the value of result?

medium

A. 1

B. 0

C. 4'b1011

D. Syntax error

Solution

1. Step 1: Understand ^ reduction operator

   The ^ operator XORs all bits of the signal together.

2. Step 2: Calculate XOR of bits in 1011

   Bits: 1 ^ 0 = 1, 1 ^ 1 = 0, 0 ^ 1 = 1. Final XOR is 1 ^ 0 ^ 1 ^ 1 = 1.

3. Final Answer:

   1 -> Option A

4. Quick Check:

   Reduction XOR of 1011 = 1 [OK]

Hint: XOR bits one by one for reduction XOR [OK]

Common Mistakes:

• Confusing XOR with OR or AND
• Returning multi-bit instead of single bit
• Miscomputing XOR of bits

4. Identify the error in this Verilog code snippet:

wire [3:0] b = 4'b1100;
wire c = &b;
wire d = b&;

medium

A. The line wire d = b&; has incorrect reduction operator syntax.

B. The line wire c = &b; is invalid syntax.

C. The signal b must be declared as reg, not wire.

D. There is no error in the code.

Solution

1. Step 1: Check reduction operator syntax

   Reduction operators must be placed before the signal, e.g., &b.

2. Step 2: Identify incorrect line

   The line wire d = b&; places & after b, which is invalid syntax.

3. Final Answer:

   The line wire d = b&; has incorrect reduction operator syntax. -> Option A

4. Quick Check:

   Reduction operator must precede signal [OK]

Hint: Reduction operator always before signal name [OK]

Common Mistakes:

• Placing operator after signal
• Confusing wire and reg for this context
• Assuming no syntax error

5. You want to check if all bits of an 8-bit signal data[7:0] are zero using reduction operators. Which expression correctly returns 1 if all bits are zero, else 0?

hard

A. result = &data;

B. result = ~&data;

C. result = |data;

D. result = ~|data;

Solution

1. Step 1: Understand the goal

   We want 1 if all bits are zero, else 0.

2. Step 2: Use reduction OR and NOT

   Reduction OR |data is 1 if any bit is 1. Negating it with ~ gives 1 only if all bits are zero.

3. Final Answer:

   result = ~|data; -> Option D

4. Quick Check:

   All zero check = NOT OR reduction [OK]

Hint: Use ~| to check all bits zero quickly [OK]

Common Mistakes:

• Using &data which checks all ones, not zeros
• Using |data without negation
• Using ~&data which checks all ones inverted