ARM Architecture - Exception and Interrupt Model
You want to ensure that a critical sensor interrupt always preempts a less important communication interrupt. How should you configure NVIC priorities for
SENSOR_IRQn and COMM_IRQn?