Bird
Raised Fist0
ARM Architectureknowledge~5 mins

NVIC advanced features in ARM Architecture

Choose your learning style10 modes available
Introduction

The NVIC (Nested Vectored Interrupt Controller) manages how a microcontroller handles interrupts. Advanced features help control interrupt priority and behavior for smoother and safer program execution.

When you want to prioritize certain interrupts over others in a microcontroller.
When you need to group interrupts to manage them more efficiently.
When you want to enable or disable specific interrupts dynamically.
When you want to handle nested interrupts safely without losing data.
When you want to configure how the system responds to faults or exceptions.
Core Concept
ARM Architecture
NVIC_SetPriority(IRQn, priority);
NVIC_EnableIRQ(IRQn);
NVIC_DisableIRQ(IRQn);
NVIC_SetPriorityGrouping(priorityGroup);
NVIC_SystemReset();

IRQn is the interrupt number or identifier.

priority sets how important the interrupt is; lower numbers mean higher priority.

Key Points
Sets the priority of the TIM2 interrupt to 1 (high priority).
ARM Architecture
NVIC_SetPriority(TIM2_IRQn, 1);
Enables the USART1 interrupt so it can trigger when events occur.
ARM Architecture
NVIC_EnableIRQ(USART1_IRQn);
Configures how many bits are used for pre-emption priority and subpriority.
ARM Architecture
NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
Detailed Explanation

This program sets up two interrupts with different priorities. TIM2 has a higher priority than USART1. The priority grouping is set so all bits are used for pre-emption priority, meaning interrupts can interrupt each other based on priority.

ARM Architecture
// Example: Configure and enable two interrupts with different priorities
#include "stm32f4xx.h"

int main(void) {
    // Set priority grouping: 4 bits for pre-emption priority, 0 bits for subpriority
    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);

    // Set TIM2 interrupt priority to 1 (high)
    NVIC_SetPriority(TIM2_IRQn, 1);
    NVIC_EnableIRQ(TIM2_IRQn);

    // Set USART1 interrupt priority to 3 (lower)
    NVIC_SetPriority(USART1_IRQn, 3);
    NVIC_EnableIRQ(USART1_IRQn);

    while (1) {
        // Main loop
    }
}

void TIM2_IRQHandler(void) {
    // Handle TIM2 interrupt
}

void USART1_IRQHandler(void) {
    // Handle USART1 interrupt
}
OutputSuccess
Important Notes

Lower priority numbers mean higher priority in NVIC.

Priority grouping controls how priorities are split between pre-emption and subpriority.

Enabling an interrupt allows it to trigger; disabling it stops it.

Summary

NVIC advanced features let you control interrupt priorities and grouping.

You can enable or disable interrupts dynamically.

Proper configuration helps your microcontroller handle multiple interrupts smoothly.

Practice

(1/5)
1. What is the main purpose of the NVIC's priority grouping feature?
easy
A. To disable all interrupts at once
B. To balance between pre-emption priority and subpriority levels
C. To increase the clock speed of the processor
D. To reset the microcontroller

Solution

  1. Step 1: Understand NVIC priority grouping

    Priority grouping allows dividing interrupt priority into pre-emption priority and subpriority.
  2. Step 2: Identify the purpose of balancing priorities

    This balance controls which interrupts can pre-empt others and which are handled in order if priorities are equal.
  3. Final Answer:

    To balance between pre-emption priority and subpriority levels -> Option B
  4. Quick Check:

    Priority grouping = Balancing priorities [OK]
Hint: Priority grouping splits interrupt priority levels [OK]
Common Mistakes:
  • Confusing priority grouping with disabling interrupts
  • Thinking it changes processor speed
  • Assuming it resets the device
2. Which of the following is the correct way to enable an interrupt in NVIC?
easy
A. NVIC_DisableIRQ(IRQn);
B. NVIC_SetPriority(IRQn, priority);
C. NVIC_EnableIRQ(IRQn);
D. NVIC_ClearPendingIRQ(IRQn);

Solution

  1. Step 1: Identify function to enable interrupts

    The function NVIC_EnableIRQ(IRQn) is used to enable a specific interrupt.
  2. Step 2: Differentiate from other NVIC functions

    NVIC_DisableIRQ disables interrupts, SetPriority sets priority, ClearPendingIRQ clears pending flags.
  3. Final Answer:

    NVIC_EnableIRQ(IRQn); -> Option C
  4. Quick Check:

    Enable interrupt = NVIC_EnableIRQ [OK]
Hint: Enable interrupts with NVIC_EnableIRQ function [OK]
Common Mistakes:
  • Using NVIC_DisableIRQ to enable interrupts
  • Confusing priority setting with enabling
  • Clearing pending interrupts instead of enabling
3. Consider the following code snippet:
NVIC_SetPriorityGrouping(3);
NVIC_SetPriority(IRQn, NVIC_EncodePriority(3, 1, 2));

What does this code do?
medium
A. Sets priority grouping to 3 and assigns pre-emption priority 1 and subpriority 2 to IRQn
B. Disables IRQn interrupt
C. Enables IRQn interrupt with default priority
D. Resets priority grouping to default

Solution

  1. Step 1: Analyze NVIC_SetPriorityGrouping(3)

    This sets the priority grouping to 3, defining how many bits are for pre-emption and subpriority.
  2. Step 2: Decode NVIC_SetPriority call

    NVIC_EncodePriority(3, 1, 2) encodes pre-emption priority 1 and subpriority 2 according to grouping 3, then assigns it to IRQn.
  3. Final Answer:

    Sets priority grouping to 3 and assigns pre-emption priority 1 and subpriority 2 to IRQn -> Option A
  4. Quick Check:

    Priority grouping 3 + encoded priority = Sets priority grouping to 3 and assigns pre-emption priority 1 and subpriority 2 to IRQn [OK]
Hint: Priority grouping affects encoding of priorities [OK]
Common Mistakes:
  • Assuming it disables or enables interrupts
  • Ignoring priority encoding details
  • Confusing priority grouping with resetting
4. A developer wrote this code to disable an interrupt but it does not work:
NVIC_EnableIRQ(IRQn);

What is the error?
medium
A. The function NVIC_EnableIRQ enables, not disables, interrupts
B. IRQn is not a valid interrupt number
C. NVIC_DisableIRQ should be called before NVIC_EnableIRQ
D. Priority must be set before disabling interrupts

Solution

  1. Step 1: Understand function purpose

    NVIC_EnableIRQ enables the interrupt, so using it to disable is incorrect.
  2. Step 2: Identify correct function to disable

    NVIC_DisableIRQ should be used to disable interrupts, not NVIC_EnableIRQ.
  3. Final Answer:

    The function NVIC_EnableIRQ enables, not disables, interrupts -> Option A
  4. Quick Check:

    EnableIRQ enables, not disables [OK]
Hint: EnableIRQ enables; use DisableIRQ to disable [OK]
Common Mistakes:
  • Confusing enable and disable functions
  • Assuming priority affects enabling/disabling
  • Thinking order of calls disables interrupts
5. You want to ensure that a critical interrupt always pre-empts others regardless of subpriority. Which NVIC configuration achieves this?
hard
A. Use NVIC_DisableIRQ on all other interrupts
B. Set all interrupts to the same priority level
C. Disable subpriority by setting it to maximum value
D. Set priority grouping to allocate all bits to pre-emption priority and zero to subpriority

Solution

  1. Step 1: Understand priority grouping effect

    Setting priority grouping to allocate all bits to pre-emption priority means subpriority is zero, so pre-emption controls interrupt order fully.
  2. Step 2: Confirm this ensures critical interrupt pre-empts others

    With no subpriority bits, the critical interrupt's pre-emption priority dominates, allowing it to always pre-empt.
  3. Final Answer:

    Set priority grouping to allocate all bits to pre-emption priority and zero to subpriority -> Option D
  4. Quick Check:

    All bits to pre-emption priority = critical pre-emption [OK]
Hint: Maximize pre-emption bits to ensure critical interrupt priority [OK]
Common Mistakes:
  • Thinking disabling subpriority means setting it high
  • Assuming same priority levels allow pre-emption
  • Disabling other interrupts is not practical
Recommended

Ready to prove it?

Pass the test and this pattern moves unknown strong while earning +1 Grip toward your certificate.

10 questions~5 mineasy hard