Bird
0
0
PCB Designbi_tool~10 mins

Differential pair routing basics in PCB Design - Interactive Code Practice

Choose your learning style9 modes available
Practice - 5 Tasks
Answer the questions below
1fill in blank
easy

Complete the code to define a differential pair net in the PCB design software.

PCB Design
differential_pair = create_net('[1]')
Drag options to blanks, or click blank then click option'
ASIGNAL_NET
BGROUND_NET
CPOWER_NET
DDP_NET
Attempts:
3 left
💡 Hint
Common Mistakes
Using SIGNAL_NET instead of a differential pair net name.
Confusing power or ground nets with differential pairs.
2fill in blank
medium

Complete the code to set the trace width for differential pair routing.

PCB Design
set_trace_width(differential_pair, [1])
Drag options to blanks, or click blank then click option'
A0.2
B0.5
C0.1
D1.0
Attempts:
3 left
💡 Hint
Common Mistakes
Setting trace width too wide, causing impedance mismatch.
Using trace widths typical for power traces.
3fill in blank
hard

Fix the error in the code to correctly set the spacing between differential pair traces.

PCB Design
set_spacing(differential_pair, [1])
Drag options to blanks, or click blank then click option'
A0.5
B1.0
C0.3
D0.1
Attempts:
3 left
💡 Hint
Common Mistakes
Using spacing values that are too large or too small.
Confusing trace width with spacing.
4fill in blank
hard

Fill both blanks to correctly create and route a differential pair with controlled impedance.

PCB Design
diff_pair = create_net('[1]')
route_diff_pair(diff_pair, trace_width=[2])
Drag options to blanks, or click blank then click option'
ADP_NET
B0.2
C0.5
DSIGNAL_NET
Attempts:
3 left
💡 Hint
Common Mistakes
Using SIGNAL_NET instead of DP_NET.
Choosing too wide a trace width.
5fill in blank
hard

Fill all three blanks to define a differential pair net, set trace width, and set spacing for proper routing.

PCB Design
diff_net = create_net('[1]')
set_trace_width(diff_net, [2])
set_spacing(diff_net, [3])
Drag options to blanks, or click blank then click option'
ADP_NET
B0.2
C0.3
DSIGNAL_NET
Attempts:
3 left
💡 Hint
Common Mistakes
Mixing up net names.
Setting spacing smaller than trace width.