Bird
Raised Fist0
Embedded Cprogramming~5 mins

Interrupt priority levels in Embedded C - Time & Space Complexity

Choose your learning style10 modes available
Time Complexity: Interrupt priority levels
O(n)
Understanding Time Complexity

When working with interrupt priority levels, it's important to understand how the system handles multiple interrupts and how this affects the time spent processing them.

We want to know how the time to handle interrupts grows as more interrupts with different priorities occur.

Scenario Under Consideration

Analyze the time complexity of the following code snippet.


void ISR_Handler(void) {
    if (interrupt_priority == HIGH) {
        // Handle high priority interrupt quickly
        process_high_priority();
    } else {
        // Handle low priority interrupt
        process_low_priority();
    }
}
    

This code handles interrupts by checking their priority and processing them accordingly.

Identify Repeating Operations

Identify the loops, recursion, array traversals that repeat.

  • Primary operation: Handling each interrupt as it occurs.
  • How many times: Once per interrupt event, but interrupts can happen many times.
How Execution Grows With Input

Each interrupt is handled individually. If more interrupts happen, the total time spent handling them grows proportionally.

Number of Interrupts (n)Approx. Handling Time
10Time to handle 10 interrupts
100Time to handle 100 interrupts
1000Time to handle 1000 interrupts

Pattern observation: The total handling time grows directly with the number of interrupts.

Final Time Complexity

Time Complexity: O(n)

This means the time to handle interrupts grows linearly with the number of interrupts received.

Common Mistake

[X] Wrong: "Interrupts with higher priority take more time and slow down the system exponentially."

[OK] Correct: Each interrupt is handled individually and quickly; priority only decides order, not exponential time increase.

Interview Connect

Understanding how interrupt priority affects processing time helps you design responsive embedded systems and shows you can reason about real-time behavior.

Self-Check

"What if interrupts could preempt each other multiple times? How would that affect the time complexity?"

Practice

(1/5)
1.

What does a lower interrupt priority number mean in embedded C?

easy
A. It has lower priority and runs after others
B. It disables all other interrupts
C. It has higher priority and runs before others
D. It runs only when the CPU is idle

Solution

  1. Step 1: Understand priority numbering

    In embedded C, interrupt priority levels are numbered so that lower numbers mean higher priority.
  2. Step 2: Interpret priority effect

    Therefore, an interrupt with a lower number runs before interrupts with higher numbers.
  3. Final Answer:

    It has higher priority and runs before others -> Option C
  4. Quick Check:

    Lower number = higher priority [OK]
Hint: Lower number means higher priority, runs first [OK]
Common Mistakes:
  • Thinking higher number means higher priority
  • Confusing priority with interrupt enable/disable
  • Assuming priority affects CPU idle time
2.

Which of the following is the correct way to set an interrupt priority level to 2 in embedded C?

void setup_interrupt() {
    // Set priority here
}
easy
A. NVIC_SetPriority(IRQn, HIGH);
B. NVIC_SetPriority(IRQn, 2);
C. NVIC_EnableIRQ(2);
D. NVIC_SetPriority(IRQn, 10);

Solution

  1. Step 1: Identify correct function to set priority

    NVIC_SetPriority is the standard function to set interrupt priority in embedded C.
  2. Step 2: Check correct priority value

    Passing 2 as the priority sets the interrupt priority level to 2 correctly.
  3. Final Answer:

    NVIC_SetPriority(IRQn, 2); -> Option B
  4. Quick Check:

    Use NVIC_SetPriority with numeric level [OK]
Hint: Use NVIC_SetPriority with number for priority [OK]
Common Mistakes:
  • Using NVIC_EnableIRQ to set priority
  • Passing symbolic constants instead of numbers
  • Setting priority to a value outside allowed range
3.

Given the following code snippet, what will be the order of interrupt execution if both interrupts occur simultaneously?

NVIC_SetPriority(IRQn_UART, 3);
NVIC_SetPriority(IRQn_TIMER, 1);
// Both UART and TIMER interrupts triggered at the same time
medium
A. TIMER interrupt runs first, then UART
B. Both run simultaneously
C. UART interrupt runs first, then TIMER
D. No interrupt runs due to conflict

Solution

  1. Step 1: Identify priority levels assigned

    UART interrupt priority is set to 3, TIMER interrupt priority is set to 1.
  2. Step 2: Determine which priority is higher

    Lower number means higher priority, so TIMER (1) runs before UART (3).
  3. Final Answer:

    TIMER interrupt runs first, then UART -> Option A
  4. Quick Check:

    Lower priority number runs first [OK]
Hint: Lower priority number runs before higher [OK]
Common Mistakes:
  • Assuming higher number runs first
  • Thinking interrupts run simultaneously
  • Ignoring priority settings
4.

Identify the error in this code snippet that sets interrupt priorities:

NVIC_SetPriority(IRQn_ADC, 5);
NVIC_SetPriority(IRQn_ADC, 0);
NVIC_EnableIRQ(IRQn_ADC);

What is the problem?

medium
A. Priority 0 is invalid and causes error
B. Setting priority twice causes conflict
C. No error, code works fine
D. Priority 0 is higher than priority 5, so last setting wins

Solution

  1. Step 1: Analyze priority assignments

    The code sets priority 5 first, then overwrites it with priority 0 for the same interrupt.
  2. Step 2: Understand priority effect

    Priority 0 is higher priority than 5, so the last setting (0) is effective.
  3. Final Answer:

    Priority 0 is higher than priority 5, so last setting wins -> Option D
  4. Quick Check:

    Last priority set is used [OK]
Hint: Last priority set is effective [OK]
Common Mistakes:
  • Thinking priority 0 is invalid
  • Assuming multiple priorities combine
  • Ignoring order of calls
5.

You have three interrupts: IRQn_A, IRQn_B, and IRQn_C. You want IRQn_B to run first, then IRQn_C, and finally IRQn_A. Which priority settings achieve this?

hard
A. IRQn_B = 1, IRQn_C = 2, IRQn_A = 3
B. IRQn_A = 1, IRQn_B = 2, IRQn_C = 3
C. IRQn_C = 1, IRQn_A = 2, IRQn_B = 3
D. IRQn_B = 3, IRQn_C = 2, IRQn_A = 1

Solution

  1. Step 1: Understand priority order needed

    IRQn_B should run first, then IRQn_C, then IRQn_A last.
  2. Step 2: Assign priorities accordingly

    Lower number means higher priority, so IRQn_B = 1, IRQn_C = 2, IRQn_A = 3 matches the desired order.
  3. Final Answer:

    IRQn_B = 1, IRQn_C = 2, IRQn_A = 3 -> Option A
  4. Quick Check:

    Lower number runs first [OK]
Hint: Assign lower numbers to interrupts needing higher priority [OK]
Common Mistakes:
  • Assigning higher numbers for higher priority
  • Mixing up interrupt names and priorities
  • Not following the required order
Recommended

Ready to prove it?

Pass the test and this pattern moves unknown strong while earning +1 Grip toward your certificate.

10 questions~5 mineasy hard