Bird
0
0

Why is PendSV designed to be a low priority exception in ARM Cortex-M processors?

hard📝 Conceptual Q10 of 15
ARM Architecture - Exception and Interrupt Model
Why is PendSV designed to be a low priority exception in ARM Cortex-M processors?
ABecause it handles critical fault conditions
BTo allow all higher priority interrupts to complete before context switching
CTo ensure it preempts all other interrupts immediately
DTo disable all other interrupts during its execution
Step-by-Step Solution
Solution:

  1. Step 1: Understand PendSV purpose

    PendSV is used for context switching, which should not interrupt critical tasks.

  2. Step 2: Reason priority design

    It is set low priority so higher priority interrupts can finish before switching tasks.

  3. Final Answer:

    To allow all higher priority interrupts to complete before context switching -> Option B

  4. Quick Check:

    PendSV low priority = waits for higher interrupts [OK]
Quick Trick: PendSV low priority lets higher interrupts finish first [OK]
Common Mistakes:
  • Thinking PendSV preempts all interrupts
  • Confusing PendSV with fault handlers
  • Assuming PendSV disables other interrupts

Want More Practice?

15+ quiz questions · All difficulty levels · Free

Free Signup - Practice All Questions
More ARM Architecture Quizzes
Bus Architecture - Bus fault and memory protection - Quiz 6medium Bus Architecture - Why bus architecture affects system performance - Quiz 10hard Bus Architecture - Peripheral clock enable - Quiz 14medium Control Flow Instructions - Loop implementation in assembly - Quiz 12easy Exception and Interrupt Model - NVIC (Nested Vectored Interrupt Controller) - Quiz 12easy Exception and Interrupt Model - Exception entry and exit sequence - Quiz 8hard Power Modes - Wake-up sources - Quiz 9hard Subroutines and Stack - Why subroutines enable modular assembly code - Quiz 15hard Subroutines and Stack - Parameter passing in registers - Quiz 1easy Subroutines and Stack - Recursive function in assembly - Quiz 7medium