Bird
0
0

You need to create a custom vector table in RAM for an ARM Cortex-M device. Which steps must you perform to ensure correct interrupt handling?

hard📝 Application Q8 of 15
ARM Architecture - Exception and Interrupt Model
You need to create a custom vector table in RAM for an ARM Cortex-M device. Which steps must you perform to ensure correct interrupt handling?
ACopy vector table to RAM, set VTOR to RAM base, no alignment needed
BCopy vector table to RAM, disable interrupts permanently
CCopy vector table to RAM, set VTOR to RAM base, ensure 128-byte alignment
DSet VTOR to ROM base, no need to copy vector table
Step-by-Step Solution
Solution:

  1. Step 1: Copy vector table to RAM

    To modify the vector table, it must be copied to RAM where changes can be made.

  2. Step 2: Set VTOR register to RAM base with proper alignment

    The Vector Table Offset Register (VTOR) must point to the RAM base address, which must be 128-byte aligned.

  3. Final Answer:

    Copy vector table to RAM, set VTOR to RAM base, ensure 128-byte alignment -> Option C

  4. Quick Check:

    Custom vector setup = Copy + VTOR set + alignment [OK]
Quick Trick: Copy vector, set VTOR, keep 128-byte alignment [OK]
Common Mistakes:
  • Forgetting to set VTOR after copying
  • Ignoring alignment requirements
  • Disabling interrupts unnecessarily

Want More Practice?

15+ quiz questions · All difficulty levels · Free

Free Signup - Practice All Questions
More ARM Architecture Quizzes
Bus Architecture - AHB and APB bus overview - Quiz 7medium Bus Architecture - Bus matrix for multi-master access - Quiz 11easy Control Flow Instructions - If-else implementation in assembly - Quiz 14medium Control Flow Instructions - Why branching controls program execution - Quiz 9hard Control Flow Instructions - If-else implementation in assembly - Quiz 2easy Exception and Interrupt Model - Exception priority levels - Quiz 10hard Exception and Interrupt Model - Exception priority levels - Quiz 1easy Exception and Interrupt Model - Interrupt enable and disable - Quiz 1easy Exception and Interrupt Model - Interrupt enable and disable - Quiz 3easy Exception and Interrupt Model - Exception entry and exit sequence - Quiz 3easy