Bird
0
0

Given the priorities: FIQ=0, IRQ=1, SVC=2, which exception will ARM handle first if both IRQ and SVC occur simultaneously?

medium📝 Analysis Q4 of 15
ARM Architecture - Exception and Interrupt Model
Given the priorities: FIQ=0, IRQ=1, SVC=2, which exception will ARM handle first if both IRQ and SVC occur simultaneously?
ASVC
BIRQ
CFIQ
DNone, they are handled in order of arrival
Step-by-Step Solution
Solution:

  1. Step 1: Compare priorities of IRQ and SVC

    IRQ has priority 1, SVC has priority 2; lower number means higher priority.

  2. Step 2: Determine which exception is handled first

    IRQ (priority 1) is handled before SVC (priority 2).

  3. Final Answer:

    IRQ -> Option B

  4. Quick Check:

    Lower priority number = higher priority = IRQ [OK]
Quick Trick: Lower number means higher priority in ARM exceptions [OK]
Common Mistakes:
  • Assuming SVC handled first
  • Ignoring priority numbers
  • Thinking order of arrival matters

Want More Practice?

15+ quiz questions · All difficulty levels · Free

Free Signup - Practice All Questions
More ARM Architecture Quizzes
Bus Architecture - Peripheral clock enable - Quiz 10hard Control Flow Instructions - IT block for conditional execution (Thumb-2) - Quiz 9hard Control Flow Instructions - IT block for conditional execution (Thumb-2) - Quiz 2easy Control Flow Instructions - Branch and link (BL) for subroutines - Quiz 7medium Exception and Interrupt Model - Why exceptions handle hardware events - Quiz 3easy Exception and Interrupt Model - PendSV and SysTick exceptions - Quiz 10hard Exception and Interrupt Model - Exception types in Cortex-M - Quiz 10hard Power Modes - Low-power design strategies - Quiz 5medium Power Modes - Deep sleep mode - Quiz 3easy Subroutines and Stack - Parameter passing in registers - Quiz 13medium