Bird
0
0

Consider this simplified ARM exception entry sequence:

medium📝 Analysis Q13 of 15
ARM Architecture - Exception and Interrupt Model
Consider this simplified ARM exception entry sequence:
1. Save CPSR to SPSR
2. Save return address to LR
3. Switch to exception mode
4. Set PC to exception vector

What will be the value of PC after step 4 if the exception vector address is 0x00000010?
AValue of CPSR
B0x00000000
CValue of LR
D0x00000010
Step-by-Step Solution
Solution:

  1. Step 1: Understand the exception vector role

    The PC is set to the exception vector address to start executing the exception handler.

  2. Step 2: Apply the given vector address

    The vector address given is 0x00000010, so PC will be set to this value.

  3. Final Answer:

    0x00000010 -> Option D

  4. Quick Check:

    PC after entry = exception vector address [OK]
Quick Trick: PC points to exception vector after entry [OK]
Common Mistakes:
  • Confusing PC with LR or CPSR values
  • Assuming PC remains unchanged
  • Mixing up saved registers with PC

Want More Practice?

15+ quiz questions · All difficulty levels · Free

Free Signup - Practice All Questions
More ARM Architecture Quizzes
Control Flow Instructions - If-else implementation in assembly - Quiz 6medium Control Flow Instructions - Loop implementation in assembly - Quiz 6medium Exception and Interrupt Model - Vector table structure - Quiz 7medium Exception and Interrupt Model - PendSV and SysTick exceptions - Quiz 6medium Exception and Interrupt Model - Why exceptions handle hardware events - Quiz 6medium Exception and Interrupt Model - Why exceptions handle hardware events - Quiz 10hard Exception and Interrupt Model - Vector table structure - Quiz 12easy Power Modes - Sleep mode (WFI instruction) - Quiz 1easy Power Modes - Wake-up sources - Quiz 3easy Subroutines and Stack - Why subroutines enable modular assembly code - Quiz 4medium