ARM Architecture - Bus Architecture
If a DMA controller holds the bus indefinitely after completing a transfer in an ARM system, what is the most probable cause?
If a DMA controller holds the bus indefinitely after completing a transfer in an ARM system, what is the most probable cause?
medium📝 Analysis Q6 of 15
Step-by-Step Solution
Solution:
Step 1: Identify bus release mechanism
DMA controllers must assert a release signal to relinquish bus control after transfer.Step 2: Analyze indefinite bus hold
If the release signal is not asserted, the DMA controller keeps the bus, blocking others.Final Answer:
The DMA release signal was not asserted properly -> Option BQuick Check:
Missing release signal causes bus hold [OK]
Quick Trick: DMA must assert release signal to free bus [OK]
Common Mistakes:
- Blaming CPU for DMA bus hold
- Confusing peripheral readiness with bus release
- Assuming bus clock affects bus release
Master "Bus Architecture" in ARM Architecture
Want More Practice?
15+ quiz questions · All difficulty levels · Free
Free Signup - Practice All QuestionsMore ARM Architecture Quizzes