ARM Architecture - Bus ArchitectureWhich ARM assembly instruction sequence correctly enables the Memory Protection Unit (MPU)?AMOV R0, #1; STR R0, [MPU_CTRL]BLDR R0, =0xE000ED94; MOV R1, #1; STR R1, [R0]CLDR R0, =MPU_CTRL; MOV R1, #0; STR R1, [R0]DLDR R0, =MPU_CTRL; MOV R1, #1; STR R1, [R0]Check Answer
Step-by-Step SolutionSolution:Step 1: Identify MPU control register addressMPU_CTRL is typically at 0xE000ED94.Step 2: Enable MPU by writing 1Writing 1 to MPU_CTRL enables the MPU.Step 3: Match instruction sequenceLDR R0, =0xE000ED94; MOV R1, #1; STR R1, [R0] loads MPU_CTRL address, moves 1 into R1, and stores R1 to MPU_CTRL.Final Answer:LDR R0, =0xE000ED94; MOV R1, #1; STR R1, [R0] -> Option BQuick Check:Enable MPU by writing 1 to MPU_CTRL [OK]Quick Trick: Enable MPU by writing 1 to MPU_CTRL register [OK]Common Mistakes:Using wrong MPU control register addressWriting 0 instead of 1 to enable MPUConfusing register names or values
Master "Bus Architecture" in ARM Architecture9 interactive learning modes - each teaches the same concept differentlyLearnWhyDeepVisualTryChallengeProjectRecallTime
More ARM Architecture Quizzes Control Flow Instructions - IT block for conditional execution (Thumb-2) - Quiz 4medium Control Flow Instructions - IT block for conditional execution (Thumb-2) - Quiz 13medium Exception and Interrupt Model - Why exceptions handle hardware events - Quiz 15hard Exception and Interrupt Model - Exception entry and exit sequence - Quiz 14medium Exception and Interrupt Model - Why exceptions handle hardware events - Quiz 4medium Exception and Interrupt Model - NVIC (Nested Vectored Interrupt Controller) - Quiz 13medium Exception and Interrupt Model - NVIC (Nested Vectored Interrupt Controller) - Quiz 5medium Power Modes - Low-power design strategies - Quiz 7medium Subroutines and Stack - Stack frame setup - Quiz 4medium Subroutines and Stack - Subroutine call convention (AAPCS) - Quiz 7medium